Repository logo
Log In(current)
  • Inicio
  • Personal de Investigación
  • Unidad Académica
  • Publicaciones
  • Colecciones
    Datos de Investigacion Divulgacion cientifica Personal de Investigacion Protecciones Proyectos Externos Proyectos Internos Publicaciones Tesis
  1. Home
  2. Universidad de Santiago de Chile
  3. Publicaciones ANID
  4. Hardware-In-The-Loop Validation of a Modular Multilevel Matrix Converter Fault-Tolerant Control Strategy
Details

Hardware-In-The-Loop Validation of a Modular Multilevel Matrix Converter Fault-Tolerant Control Strategy

Journal
2024 Ieee 42nd Central America and Panama Convention, Concapan Xlii
ISSN
2996-0886
Date Issued
2024
Author(s)
Diaz-Diaz, M  
DOI
https://doi.org/10.1109/CONCAPAN63470.2024.10933843
Abstract
The Modular Multilevel Matrix Converter (M3 C) is a promising topology for high-power applications, offering notable advantages in power quality, efficiency, controllability, and fault tolerance. While the converter can operate under fault conditions, its performance during internal faults still needs to be investigated. This paper addresses this gap by proposing a novel control strategy that increases the voltage of cells adjacent to a faulted cell, ensuring continued operation and stability. The proposed method preserves cluster equilibrium by maintaining the total voltage across the cells, thereby sustaining reliable power transfer. The control system modifies the local balancing scheme of the affected cluster to optimize performance without compromising the power transfer capacity. The effectiveness of the proposed strategy is demonstrated through Hardware-in-the- Loop (HIL) simulations. © 2024 IEEE.
Get Involved!
  • Source Code
  • Documentation
  • Slack Channel
Make it your own

DSpace-CRIS can be extensively configured to meet your needs. Decide which information need to be collected and available with fine-grained security. Start updating the theme to match your Institution's web identity.

Need professional help?

The original creators of DSpace-CRIS at 4Science can take your project to the next level, get in touch!

Logo USACH

Universidad de Santiago de Chile
Avenida Libertador Bernardo O'Higgins nº 3363. Estación Central. Santiago Chile.
ciencia.abierta@usach.cl © 2023
The DSpace CRIS Project - Modificado por VRIIC USACH.

  • Accessibility settings
  • Privacy policy
  • End User Agreement
  • Send Feedback
Logo DSpace-CRIS
Repository logo COAR Notify